An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits.

Srivathsan Krishnamohan Nihar R. Mahapatra

Published in: SoCC (2004)

Keyphrases

error rate
high speed
error bounds
circuit design
delay insensitive
low cost
computational efficiency
relative error
low voltage
analog vlsi