Login / Signup
Event Ordering Condition for Correct Executions in Shared-Memory Systems.
Weiwu Hu
Peisu Xia
Published in:
ISPAN (1996)
Keyphrases
</>
shared memory
high quality
parallel computing
distributed memory
parallel architectures
computer vision
heterogeneous platforms
real time
parallel algorithm
address space