Sign in

Modeling and Mitigating Transient Errors in Logic Circuits.

Ilia PolianJohn P. HayesSudhakar M. ReddyBernd Becker
Published in: IEEE Trans. Dependable Secur. Comput. (2011)
Keyphrases
  • logic synthesis
  • logic circuits
  • low power
  • heuristic search
  • functional decomposition
  • steady state
  • computer vision
  • high speed
  • risk management