Login / Signup
Advanced Hardware Architectures for Turbo Code Decoding Beyond 100 Gb/s.
Stefan Weithoffer
Oliver Griebel
Rami Klaimi
Charbel Abdel Nour
Norbert Wehn
Published in:
WCNC (2020)
Keyphrases
</>
turbo codes
hardware architectures
error correction
channel coding
distributed video coding
parity check
computational power
compressed images
hardware architecture
wireless channels
scalable video
video codec
high speed
low complexity
packet loss
error propagation
image transmission
video coding
image compression