Login / Signup

Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks.

Rohini KrishnanOm Prakash GangwalJos T. J. van EijndhovenAnshul Kumar
Published in: VLSI Design (2003)
Keyphrases