Login / Signup
An internet-based IP protection scheme for circuit designs using linear feedback shift register (LFSR)-based locking.
Raju Halder
Parthasarathi Dasgupta
Saptarshi Naskar
Samar Sen-Sarma
Published in:
SBCCI (2009)
Keyphrases
</>
shift register
protection scheme
high speed
random number generator
hardware implementation
operating system
distance learning
processing units
real time
computer vision
efficient implementation