Login / Signup
Wire cost and communication analysis of self-assembled interconnect models for Networks-on-Chip.
Christof Teuscher
Neha Parashar
Mrugesh Mote
Nolan Hergert
Jonathan Aherne
Published in:
NoCArc@MICRO (2009)
Keyphrases
</>
high speed
probabilistic model
low cost
data analysis
data acquisition
model validation
social networks
artificial neural networks
image analysis
statistical models
end to end
empirical data
single chip
network topologies
fully connected
high bandwidth