Login / Signup

A floating-gate programmable array of silicon neurons for central pattern generating networks.

Francesco TenoreR. Jacob VogelsteinRalph Etienne-CummingsGert CauwenberghsPaul E. Hasler
Published in: ISCAS (2006)
Keyphrases
  • floating gate
  • low cost
  • neural network
  • associative memory
  • synaptic weights
  • spiking neurons
  • high speed
  • focal plane
  • low power
  • receptive fields
  • input pattern
  • hebbian learning