Login / Signup
基于等价关系的完全确定时序逻辑电路状态化简算法 (State Reduction Algorithm for Completely Specified Sequential Logic Circuit Based on Equivalence Relation).
Ao Shang
Xiaopeng Pei
Yingchun Lv
Zehua Chen
Published in:
计算机科学 (2018)
Keyphrases
</>
equivalence relation
wordnet
databases
neural network
data mining
clustering algorithm
fuzzy logic
modal logic