Login / Signup
Bounding Pipeline and Instruction Cache Performance.
Christopher A. Healy
Robert D. Arnold
Frank Mueller
David B. Whalley
Marion G. Harmon
Published in:
IEEE Trans. Computers (1999)
Keyphrases
</>
memory hierarchy
cache misses
main memory
computing power
query processing
upper bound
prefetching
secondary storage
hit rate
speculative execution
multimedia
processing pipeline
computer software
memory access
cache replacement
web caching
instruction set
back end
database systems