A 50 MS/s 65 dB-SNDR Pipelined SAR ADC using Capacitively Degenerated Two-Stage Dynamic Amplifier.

Published in: VLSI Technology and Circuits (2022)

Keyphrases