Login / Signup
The Impact of the Scaled-Down CMOS Technologies on the Step Response Degradation Caused by the Pole-Zero Doublets in the OTAs.
Mahmood A. Mohammed
Gordon W. Roberts
Published in:
LASCAS (2020)
Keyphrases
</>
post processing
high speed
integrated circuit
internet enabled
data sets
low cost
power consumption
low power
analog vlsi
data mining
artificial intelligence
case study
image quality
web intelligence
hd video