Sign in
Potential analysis of a superscalar core employing a reconfigurable array for improving instruction-level parallelism.
Marcelo Brandalero
Antonio Carlos Schneider Beck
Published in:
Des. Autom. Embed. Syst. (2016)
Keyphrases
</>
level parallelism
low cost
instruction set
fine grained
index structure