Login / Signup
Design of a 500-MS/s stochastic signal detection circuit using a non-linearity reduction technique in a 65-nm CMOS process.
Hyunju Ham
Toshimasa Matsuoka
Jun Wang
Kenji Taniguchi
Published in:
IEICE Electron. Express (2011)
Keyphrases
</>
signal detection
high speed
real time
building blocks
circuit design
electronic circuits
database
neural network
knowledge base
case study
design process
steady state
reduction method