Login / Signup
Layout guidelines for 3D architectures including Optical Ring Network-on-Chip (ORNoC).
Sébastien Le Beux
Jelena Trajkovic
Ian O'Connor
Gabriela Nicolescu
Published in:
VLSI-SoC (2011)
Keyphrases
</>
network on chip
interconnection networks
routing algorithm
network simulator
multi processor
fault tolerant
packet switched
data transfer
wireless sensor networks
parallel algorithm
multipath
real time
web services
parallel computers
single processor