Login / Signup
Flexible Parallel Architecture for DVB-S2 LDPC Decoders.
Marco Alexandre Cravo Gomes
Gabriel Falcão Paiva Fernandes
Vítor Manuel Mendes da Silva
Vitor Ferreira
Alexandre Sengo
Miguel Falcão
Published in:
GLOBECOM (2007)
Keyphrases
</>
parallel architecture
parallel processing
decoding algorithm
hardware implementation
systolic array
high level synthesis
shared memory
distributed memory
parallel implementation
synthetic aperture sonar
digital video
ldpc codes
low density parity check
message passing