Wafer-scale systolic array for adaptive antenna processing.

Charles M. Rader

Published in: ICASSP (1988)

Keyphrases

systolic array
parallel architecture
reconfigurable architecture
data processing
real time
data flow
scale space
information processing
distributed memory
deep space
neural network
pattern recognition
parallel processing
hardware implementation