Login / Signup

An Implementation of Parallel 1-D FFT Using SSE3 Instructions on Dual-Core Processors.

Daisuke Takahashi
Published in: PARA (2006)
Keyphrases