Login / Signup

An FPGA based Tiled Systolic Array Generator to Accelerate CNNs.

Veerendra S. DevaraddiNanditha Rao
Published in: DSD (2022)
Keyphrases