Login / Signup
Frequency Synthesis with Arbitrary Input Clock Rate and Rational K/L Multiplier Ratio.
Chih-Wei Yao
Alan N. Willson Jr.
Published in:
ISCAS (2009)
Keyphrases
</>
decision making
high speed
machine learning
input data
standard deviation
low frequency
real time
multiscale
reinforcement learning
efficient implementation
hardware implementation
floating point
growth rate
program synthesis