Login / Signup

Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures.

Xinhan LinShouyi YinLeibo LiuShaojun Wei
Published in: ASP-DAC (2016)
Keyphrases
  • coarse grained
  • fine grained
  • shared memory
  • high level
  • fine grain
  • parallel processing
  • coarse grain
  • information retrieval systems
  • message passing
  • parallel computers
  • parallel architectures