Logic Design Considerations for 0.5-Volt CMOS.

K. Joseph Hass Jack Venbrux Prakash Bhatia

Published in: ARVLSI (2001)

Keyphrases

design considerations
random access memory
low voltage
delay insensitive
logic programming
high speed
pedagogical agents
logic programs
chip design