Login / Signup
Modelling SoC devices for virtual test using VHDL.
Marco Rona
Gunter Krampl
Published in:
DATE (2001)
Keyphrases
</>
embedded systems
virtual environment
hardware implementation
virtual world
artificial intelligence
three dimensional
real time
neural network
data mining
low cost
intelligent environments
virtual laboratory