Login / Signup

Design and optimization of a low jitter clock-conversion PLL for SONET/SDH optical transmitters.

Johan van der TangCicero S. Vaucher
Published in: ICECS (2001)
Keyphrases
  • single chip
  • optimal design
  • design process
  • case study
  • design methodology
  • data sets
  • user interface
  • low cost
  • high speed
  • optimization problems
  • design tools
  • design space
  • optimum design