Login / Signup
Methods to develop high throughput hardware architectures for HEVC Deblocking Filter using mixed pipelined-block processing techniques.
P. Kopperundevi
Matcha Surya Prakash
Published in:
Microelectron. J. (2022)
Keyphrases
</>
high throughput
microarray
computational power
motion estimation
feature selection
high speed
hardware architectures