A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS.

Published in: Circuits Syst. Signal Process. (2021)

Keyphrases