Login / Signup
Jitter simulation and measurement of an all-digital clock generator with dynamic frequency counting loop.
Pao-Lung Chen
Published in:
ISCAS (2008)
Keyphrases
</>
phase locked loop
dynamic characteristics
high speed
dynamic environments
numerical simulations