A Power Efficient Decoder for 2GHz, 6-bit CMOS Flash-ADC Architecture.

Syed Masood Ali Rabin Raut Mohamad Sawan

Published in: IWSOC (2005)

Keyphrases

analog to digital converter
power consumption
high speed
power management
bit vector
nm technology
successive approximation
real time
low complexity
design considerations