Sign in

Iterative and Fully Pipelined High Throughput Efficient Architectures of AES in FPGA and ASIC.

Vijay Kumar SharmaSaurabh KumarKamala Kanta Mahapatra
Published in: J. Circuits Syst. Comput. (2016)
Keyphrases