Login / Signup
Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors.
Miroslav N. Velev
Randal E. Bryant
Published in:
DAC (2001)
Keyphrases
</>
formal verification
boolean satisfiability
model checking
sat solvers
integer linear programming
instruction set
computer architecture
special case
dynamic programming
upper bound
branch and bound algorithm
randomly generated