An area efficient hardware architecture design for H.264/AVC intra prediction reconstruction path based on partial reconfiguration.