A two-phase return-to-zero (RZ) asynchronous transceiver circuit for pipe-lined SoC interconnects.
Muhammad E. S. ElrabaaPublished in: SoC (2008)
Keyphrases
- low power
- power dissipation
- cmos technology
- frequency response
- delay insensitive
- phase locked loop
- high speed
- power consumption
- ultra low power
- shift register
- hardware software co design
- input output
- low cost
- hardware and software
- frequency domain
- logic circuits
- asynchronous communication
- electronic circuits
- analog circuits
- circuit design
- digital signal processing
- discussion forums
- asynchronous circuits
- water supply
- analog vlsi
- cross section
- real time