A simultaneously bidirectional inductively coupled link in a 0.13-µm CMOS technology.

Min-Ki Jeon Changsik Yoo

Published in: Int. J. Circuit Theory Appl. (2017)

Keyphrases

cmos technology
low power
low voltage
power consumption
spl times
parallel processing
power dissipation
high speed
low cost
motion estimation
design considerations