A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator.

Oliver Bause Paul Palomero Bernardo Oliver Bringmann

Published in: CoRR (2024)

Keyphrases

neural network
memory hierarchy
computing power
parallel architectures
real time
low cost
computer architecture
artificial intelligence
information systems
computer systems
parallel implementation
field programmable gate array