Login / Signup
Resolving implicit barrier synchronizations in FPGA HLS (abstract only).
Jason Cong
Yi Zou
Published in:
FPGA (2011)
Keyphrases
</>
hardware implementation
higher level
real time
high speed
signal processing
field programmable gate array
image processing
low level
color space
neural network
artificial intelligence
low cost
software implementation
parallel hardware