Static consistency checking for Verilog wire interconnects - Using dependent types to check the sanity of Verilog descriptions.