Sign in
Variability-aware architecture level optimization techniques for robust nanoscale chip design.
Saraju P. Mohanty
Mahadevan Gomathisankaran
Elias Kougianos
Published in:
Comput. Electr. Eng. (2014)
Keyphrases
</>
chip design
real time
design methodology
management system
data flow
neural network
object oriented