Login / Signup
A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR.
ByeongGi Jang
Abbas Syed Hayder
SungHan Do
SungHun Cho
Dong-Soo Lee
YoungGun Pu
Keum-Cheol Hwang
Youngoo Yang
Kang-Yoon Lee
Published in:
Microelectron. J. (2017)
Keyphrases
</>
analog to digital converter
data sets
control system
knowledge base
image processing
website
case study
user interface
knowledge based systems
gray level
software architecture
engineering design
single chip