Configurable N-fold Hardware Architecture for Convolutional Neural Networks.

Darío Baptista Fernando Morgado Dias Leonel Sousa

Published in: ICBEA (2018)

Keyphrases

hardware architecture
convolutional neural networks
convolutional network
hardware implementation
hardware architectures
field programmable gate array
processing elements
block matching motion estimation
associative memory
genetic algorithm
case study