A background optimization method for PLL by measuring phase jitter performance.

Shiro DoshoNaoshi YanagisawaAkira Matsuzawa
Published in: IEEE J. Solid State Circuits (2005)
Keyphrases