A dual-loop delay locked loop with multi digital delay lines for GHz DRAMs.

Jinyeong Moon Hye-young Lee

Published in: ISCAS (2011)

Keyphrases

hough transform
critical path
neural network
high speed