Login / Signup

A small and power efficient checkpoint core architecture for manycore processors.

Mageda SharafeddineHaitham Akkary
Published in: Int. J. High Perform. Syst. Archit. (2015)
Keyphrases