Login / Signup
Hardware Accelerator Framework Approach for Dynamic Partial Reconfigurable Overlays on Xilinx PYNQ.
Benedikt Janßen
Tim Wingender
Michael Hübner
Published in:
GI-Jahrestagung (2017)
Keyphrases
</>
field programmable gate array
hardware implementation
low cost
main contribution
real time
high speed
data mining
data sets
information systems
image processing
mobile robot
data acquisition
hardware and software
partial information
hardware architecture
fpga implementation