Login / Signup

Pipelined architecture for real-time cost-optimized extraction of visual primitives based on FPGAs.

Francisco BarrancoMatteo TomasiJavier DíazMauricio VanegasEduardo Ros
Published in: Digit. Signal Process. (2013)
Keyphrases