The dynamic properties investigation of the PLC CPU implemented in FPGA.

Miroslaw Chmiel Edward Hrynkiewicz

Published in: PDeS (2012)

Keyphrases

high speed
pipelined architecture
dynamic environments
hardware implementation
field programmable gate array
fpga device
website
evolutionary algorithm
low cost
signal processing
data transmission
hardware design