A novel minloop SB design to improve FPGA routability.

JIanDe Yu Jinmei Lai

Published in: FPGA (2009)

Keyphrases

single chip
real time
user interface
engineering design
fpga implementation
neural network
data mining
social networks
low cost
high speed
signal processing
software architecture
computer aided
design space