Login / Signup

Area-efficient and high-speed hardware structure of hybrid cryptosystem (AES-RC4) for maximizing key lifetime using parallel subpipeline architecture.

Senthil Murugan ManiamT. Sasilatha
Published in: Concurr. Comput. Pract. Exp. (2021)
Keyphrases