Login / Signup
Anytime System Level Verification via Random Exhaustive Hardware in the Loop Simulation.
Toni Mancini
Federico Mari
Annalisa Massini
Igor Melatti
Enrico Tronci
Published in:
DSD (2014)
Keyphrases
</>
low cost
real time
hardware software
higher level
hardware designs
simulation model
model checking
simulation study
hardware and software
lower level
levels of abstraction
vlsi implementation
computer systems
mathematical model
simulation models
application level
asynchronous circuits
colored petri nets
high speed