A logic-aware layout methodology to enhance the noise immunity of domino circuits.

Yonghee Im Kaushik Roy

Published in: ISCAS (5) (2003)

Keyphrases

noise immunity
delay insensitive
logic synthesis
logic circuits
asynchronous circuits
multiscale
pattern recognition
rotation invariance