Login / Signup

Design and modelling of a multi-standard fractional PLL in CMOS/SOI technology.

Gilles JacquemodLionel GeynetBenjamin NicolleEmeric de FoucauldWilliam TatinianPierre Vincent
Published in: Microelectron. J. (2008)
Keyphrases